CHAITANYA BHARATHI INSTITUTE OF TECHNOLOGY (A)
  • AI-ML-Digital Logic Design-III-2021-22
    0%
  • Previous
  • Course data
    General
    Announcements
    Sliptest-I
    Assignment 1
    Slip Test - 2
    Assignment II
    Sliptest 3
    Video Lecture links
    DLD_Number Base conversion_04.10.2021
    DLD_Number systems_01.10.2021
    DLD_Number system Introduction_29.10.2021
    DLD_Digital Systems_27.10.2021
    Counters_21-01-2022
    HDL
    Memory and Programmable Logic
    Universal Shift Register
    Registers
    Previous year Question Papers
    DLD
    DLD QP
    References
    Lesson Plan
    Syllabus
    Text Book
    NOTES
    Number base conversion and Binary Arithematic
    UNIT 1
    Complements of numbers
    Prime implicants
    UNIT II
    Minimization of Switching Functions
    NAND and NOR implementation
    Tabulation method
    UNIT III
    Combinational Logic Design
    UNIT IV
    FlipFlops
    Sequential Circuits Analysis and design procedure
    Introduction to verilog
    HDL for Sequence circuits
    UNIT V
    Registers
    Memory and Programmable Logic
    Counters
    HDL for Combinational circuits
  • Next
  CHAITANYA BHARATHI INSTITUTE OF TECHNOLOGY (A)
    • Log in
      Forgot Password?
    AI-ML-Digital Logic Design-III-2021-22
    Home
    Skip to main content

    Course info

    1. Home
    2. Courses
    3. Computer Science and Engineering
    4. UG
    5. Academic Year - 2021-22
    6. III Semester
    7. AI-ML-Digital Logic Design-III-2021-22
    8. Summary

    AI-ML-Digital Logic Design-III-2021-22

    • Teacher: Smt. G. Shanmukhi Rama Assistant Professor
    Skill Level: Beginner

    Follow Us

    Chaitanya Bharathi Institute of Technology(Autonomous), Hyderabad
    You are not logged in. (Log in)
    Get the mobile app